Article ID: 000080023 Content Type: Troubleshooting Last Reviewed: 05/15/2015

Are there any known issues with Stratix V IBIS models generated in the Quartus II software for SSTL and HSUL I/O standards with input OCT?

Environment

  • Quartus® II Subscription Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Yes.  Due to a problem in the Quartus® II software versions 13.1 update 4 and earlier, Stratix® V IBIS models generated for the following I/O standards with input On-Chip Termination (OCT) do not show the correct behaviour.

    • SSTL-15 with input OCT 20, 30, 40, 60, 120 Ohm
    • SSTL-135 with input OCT 20, 30, 40, 60, 120 Ohm
    • SSTL-125 with input OCT 20, 30, 40, 60, 120 Ohm
    • SSTL-12 with input OCT 60, 120 Ohm
    • HSUL-12 with input OCT 34, 40, 48, 60, 80 Ohm
    Resolution To work around this problem, regenerate the IBIS models using the Quartus II software version 14.0 or later.

    Related Products

    This article applies to 4 products

    Stratix® V E FPGA
    Stratix® V GS FPGA
    Stratix® V GT FPGA
    Stratix® V GX FPGA

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.