Article ID: 000079823 Content Type: Troubleshooting Last Reviewed: 01/01/2015

Why is the HPS EMAC FPGA interface not operational?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

When using preloader software generated using the SoCEDS 14.1 for Cyclone® V and Arria® V SoC devices, the EMAC MII/GMII interface to the FPGA will not be enabled unless the FPGA is configured before the preloader executes.

Resolution

If the EMAC is routed to the FPGA and the FPGA is configured after preloader executes, the interface must be enabled by writing to the module register within the sysmgr registers.  The definition of the register is here.

Related Products

This article applies to 5 products

Arria® V ST SoC FPGA
Arria® V SX SoC FPGA
Cyclone® V SX SoC FPGA
Cyclone® V SE SoC FPGA
Cyclone® V ST SoC FPGA

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.