Description
You may see this error when compiling your RTL in the ModelSim simulator if you instantiate an LCELL in uppercase in your Verilog HDL design file.
Resolution
To avoid this error, instantiate LCELL in lowercase in your Verilog HDL design file.