Article ID: 000079547 Content Type: Troubleshooting Last Reviewed: 04/08/2013

// Error: <design file>:29:20: "A_WE_StdLogicVector" invalid expression.

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem in the Quartus® II software version 11.0 SP1 and later, the <proj rev>.ctc script file created for Cadence Encounter Conformal Logical Equivalency Check (LEC) software is missing a line to include the file altera_europa_support_lib.vhd. This missing line may cause the above error.

Resolution

To work around this problem, add the following option line to the read_design command in your <proj rev>.ctc script file.

- map altera /libraries/vhdl/altera \

Related Products

This article applies to 1 products

Intel® Programmable Devices

1