Article ID: 000079313 Content Type: Troubleshooting Last Reviewed: 03/27/2023

Why is the afi_half_clk signal not constrained in my UniPHY-based memory controller?

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem in the Quartus® II software version 12.1 and later, UniPHY-based memory controllers are missing SDC constraints to properly constrain the afi_half_clk clock leading to incorrect timing analysis for the afi_half_clk clock domain.

 

 

Resolution

If the design is not using the afi_half_clk signal, no changes need to be made.

If the design uses the afi_half_clk signal, add a create_generated_clock assignment for afi_half_clock to the top-level SDC file.

 

If there is no top-level SDC file, create one and add it to the project file list.

This issue has been fixed in Intel® Quartus® Prime Edition Software version 13.1

Related Products

This article applies to 12 products

Cyclone® V SE SoC FPGA
Cyclone® V GT FPGA
Cyclone® V GX FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GT FPGA
Stratix® IV GX FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Stratix® IV GT FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.