Article ID: 000079225 Content Type: Troubleshooting Last Reviewed: 09/04/2013

Do I need to set the TD bit in the first dword of the PCI Express TLP header to generate and forward ECRC?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description The PCI Express® Hard IP core requires that the Application Layer set the TD bit for each transmitted TLP header.
Resolution Ensure that the TD bit of the TLP header is set by the Application Layer when ECRC generation and forwarding are enabled.

Related Products

This article applies to 16 products

Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® IV GX FPGA
Cyclone® V GX FPGA
Stratix® V GT FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Stratix® IV GX FPGA
Arria® II GX FPGA
Stratix® IV GT FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.