Article ID: 000079209 Content Type: Troubleshooting Last Reviewed: 06/29/2014

Can I use the transceiver Reconfiguration Controller's Avalon PLL Reconfiguration registers to switch between ATX PLL reference clocks on Stratix V GX/GT and Arria V GZ devices?

Environment

  • PLL
  • Streaming
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    No, you cannot use the transceiver Reconfiguration Controller Avalon® PLL Reconfiguration registers to switch between mutliple reference clocks when using ATX PLLs on Stratix® V GX/GT and Arria® V GZ devices.

    This method is only valid for CMU PLLs.

    Resolution

    To select between multiple reference clocks when using ATX PLLs you must use the .mif streaming method as detailed in the Transceiver Reconfiguration Controller Streamer Module Registers section of the Transceiver PHY IP Core User Guide.

    Related Products

    This article applies to 4 products

    Stratix® V GS FPGA
    Stratix® V GT FPGA
    Stratix® V GX FPGA
    Arria® V GZ FPGA

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.