Article ID: 000079122 Content Type: Troubleshooting Last Reviewed: 09/11/2012

What is the relationship between PHASEDONE and SCANCLK in the ALTPLL megafunction?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description PHASEDONE deassertion (low) is synchronous to SCANCLK rising edge and PHASEDONE assertion (high) is asynchronous to SCANCLK in the ALTPLL megafunction.

Related Products

This article applies to 13 products

Stratix® III FPGAs
Stratix® IV GX FPGA
Stratix® IV GT FPGA
Stratix® IV E FPGA
Arria® II GX FPGA
Arria® II GZ FPGA
Cyclone® III FPGAs
Cyclone® III LS FPGA
Cyclone® IV E FPGA
Cyclone® IV GX FPGA
HardCopy™ III ASIC Devices
HardCopy™ IV GX ASIC Devices
HardCopy™ IV E ASIC Devices

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.