Article ID: 000079122 Content Type: Troubleshooting Last Reviewed: 04/06/2023

What is the relationship between PHASEDONE and SCANCLK in the ALTPLL Intel® FPGA IP?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

PHASEDONE deassertion (low) is synchronous to SCANCLK rising edge and PHASEDONE assertion (high) is asynchronous to SCANCLK in the ALTPLL Intel® FPGA IP.

Resolution

N/A

Related Products

This article applies to 13 products

Stratix® III FPGAs
Stratix® IV GX FPGA
Stratix® IV GT FPGA
Stratix® IV E FPGA
Arria® II GX FPGA
Arria® II GZ FPGA
Cyclone® III FPGAs
Cyclone® III LS FPGA
Cyclone® IV E FPGA
Cyclone® IV GX FPGA
HardCopy™ III ASIC Devices
HardCopy™ IV GX ASIC Devices
HardCopy™ IV E ASIC Devices