Article ID: 000079092 Content Type: Troubleshooting Last Reviewed: 08/14/2013

Why is the ff_tx_crc_fwd port missing from the TSE IP when implemented in Qsys?

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

The port ff_tx_crc_fwd is not available when using the Triple Speed Ethernet (TSE) IP within Qsys. This signal is internally tied to a value of 1'b0 within the IP.

However, CRC calculation and insertion can still be enabled or disabled on the TX datapath via the OMIT_CRC option in the tx_cmd_stat register (address: 0x3A, bit 17).

Resolution Starting in Quartus® II software version v13.0, Qsys generates all TSE IP signals.

Related Products

This article applies to 27 products

Cyclone® V E FPGA
Stratix® V E FPGA
Cyclone® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Cyclone® V SE SoC FPGA
Cyclone® IV E FPGA
Arria® V SX SoC FPGA
Arria® V ST SoC FPGA
Cyclone® III LS FPGA
Stratix® IV E FPGA
Cyclone® V GT FPGA
Cyclone® III FPGAs
Stratix® V GX FPGA
Cyclone® IV GX FPGA
Cyclone® V GX FPGA
Arria® V GZ FPGA
Stratix® V GS FPGA
Stratix® II GX FPGA
Stratix® II FPGAs
Arria® V GX FPGA
Cyclone® II FPGA
Stratix® V GT FPGA
Arria® V GT FPGA
Stratix® III FPGAs
Arria® II GX FPGA
Arria® II GZ FPGA
Stratix® IV GT FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.