Description
There are two reference clock inputs (refclk and adjpllin) when the PLL Intel® FPGA IP is configured with the Cascade Downstream PLL option enabled.
Resolution
You need to connect the upstream "Cascade out" signal to the adjpllin input port and you can leave the refclk input unconnected.