Article ID: 000078808 Content Type: Troubleshooting Last Reviewed: 09/11/2012

Why is the value 7 ignored for the D6 delay chain when I set the value in the Resource Property Editor?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

In the Quartus® II software version 9.0 SP1 and earlier, the Chip Planner Resource Property Editor displays the Stratix® III D6 delay chain values as 0 to 7. However, Stratix III devices actually support only values from 0 to 6, as documented in the Stratix III Handbook. When you set the value of the D6 delay chain to 7 with a Resource Property Editor ECO, the setting is ignored without any warnings.

The invalid value 7 will be removed in a future version of the Quartus II software.

 

Related Products

This article applies to 1 products

Stratix® III FPGAs

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.