Article ID: 000078630 Content Type: Troubleshooting Last Reviewed: 08/13/2012

Why doesn't the 10GBase-R PHY IP obtain block lock when the "Use external PMA control and Reconfig" option is enabled in Stratix IV GT devices?

Environment

  • Stratix® IV GT FPGA
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

The 10GBase-R PHY IP may not obtain block lock when the "Use external PMA control and Reconfig" option is enabled in Stratix® IV GT devices if the gxb_pdn , pll_pdn, and cal_blk_pdn signals are tied off to '0'.

For correct operation the signals must be driven as described in the Reset Control, and Power Down chapter of the Stratix IV GX/T handbook and not tied off to '0'.

The following details the naming translation between the 10GBase-R PHY IP and the Stratix IV GX/T handbook.

PHY IP signal name => Stratix IV GT handbook signal name

  • gxb_pdn       => gxb_powerdown
  • pll_pdn         => pll_powerdown
  • cal_blk_pdn => cal_blk_powerdown

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.