Article ID: 000078609 Content Type: Troubleshooting Last Reviewed: 05/21/2015

Why does temperature dependent CDR lock loss happen on Cyclone V GT device receiver channels?

Environment

  • Cyclone® V GT FPGA
  • Cyclone® V ST SoC FPGA
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a bug in the Quartus® II software version 13.1 and earlier, you might see temperature dependent CDR loss of lock on Cyclone® V GT device receiver channels.

When the device junction temperature is approximately 75 degrees C or higher, CDR loss of lock may be seen due to an incorrect CDR setting when the transceiver is configured as data rate of 6.144 Gbps.

Resolution This problem is fixed in Quartus II software version 14.0.1.

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.