Article ID: 000078568 Content Type: Troubleshooting Last Reviewed: 09/17/2013

Why are the DDR3 controller write-to-read and read-write turnaround times longer than expected?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

For UniPHY-based DDR3 memory controllers, the turnaround times are calculated using the following equations:


Read-to-write turnaround = ‘CAS latency’ – ‘CAS write latency’ (‘Burst length’ / 2) 2 ‘Read-to-write OCT turnaround’

 

Write-to-read turnaround = ‘CAS write latency’ (‘Burst length’ / 2) tWTR ‘Write-to-read OCT turnaround’

 

The read-to-write and write-to-read OCT turnaround times refer to the number of additional clock cycles needed to change the OCT termination from input to output termination and vice versa. The value of each turnaround time in memory clock cycles can be found in the <variation_name>_c0.v file.

 

The burst length is always 8 (BL8) for DDR3.

Related Products

This article applies to 15 products

Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® V GX FPGA
Stratix® V GT FPGA
Stratix® V GS FPGA
Cyclone® V ST SoC FPGA
Arria® II GZ FPGA
Stratix® III FPGAs
Stratix® IV GX FPGA
Stratix® IV GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Stratix® IV E FPGA
Cyclone® V SE SoC FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.