Article ID: 000078535 Content Type: Troubleshooting Last Reviewed: 08/13/2012

Why do I see an error in Modelsim when using the Stratix V CUSTOM_PHY IP automatic simulation script in Quartus II Software Version 10.1-SP1?

Environment

  • Stratix® V FPGAs
  • Stratix® V GX FPGA
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a missing line in the simulation script generated by the Stratix® V CUSTOM_PHY IP Megawizard in Quartus II Software Version 10.1-SP1 you will see the following error in Modelsim.

# Error in macro .\modelsim_example_script.tcl

# can't read "language": no such variable

# while executing

# "if { == "verilog"}

To workaround this error, insert the following at line 68.

"set language verilog"
 
This issue will be fixed in a future version of the Quartus®  II software.

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.