Article ID: 000078530 Content Type: Troubleshooting Last Reviewed: 02/27/2015

Can the dual-purpose configuration data pins be used as user I/O if Partial Reconfiguration mode is enabled?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

If Partial Reconfiguration (PR) mode is enabled in your design, the dual-purpose configuration data pins cannot be assigned to be used as user I/O during user mode.

Related Products

This article applies to 18 products

Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® V GX FPGA
Stratix® V GT FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Intel® Arria® 10 GT FPGA
Arria® V GT FPGA
Intel® Arria® 10 GX FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Intel® Arria® 10 SX SoC FPGA
Cyclone® V SE SoC FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.