Article ID: 000078163 Content Type: Troubleshooting Last Reviewed: 11/28/2014

What is the purpose of the Store ‘page write’ data in logic elements option in the ALTASMI_PARALLEL or Altera ASMI Parallel IP?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

When the Store ‘page write’ data in logic elements option is enabled in the ALTASMI_PARALLEL or Altera® ASMI Parallel IP, logic elements or ALMs are used to store data for page write instead of dedicated embedded memory blocks in the device. 

This option allows you to reduce dedicated memory resource usage when using the ALTASMI_PARALLEL or Altera ASMI Parallel IP with the write operation.

Related Products

This article applies to 33 products

Stratix® V GT FPGA
Stratix® V GX FPGA
Stratix® V E FPGA
Stratix® V GS FPGA
Stratix® IV GX FPGA
Cyclone® FPGAs
Arria® V GZ FPGA
Cyclone® III LS FPGA
Arria® V GT FPGA
Arria® V ST SoC FPGA
Arria® V SX SoC FPGA
HardCopy™ III ASIC Devices
Cyclone® III FPGAs
HardCopy™ IV GX ASIC Devices
Arria® II GZ FPGA
Arria® II GX FPGA
Arria® V GX FPGA
Arria® GX FPGA
Cyclone® II FPGA
Cyclone® V ST SoC FPGA
Stratix® II FPGAs
Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Cyclone® V E FPGA
Cyclone® V GX FPGA
Cyclone® IV E FPGA
Cyclone® IV GX FPGA
Cyclone® V SE SoC FPGA
HardCopy™ IV E ASIC Devices
Stratix® II GX FPGA
Stratix® III FPGAs
Stratix® IV E FPGA
Stratix® IV GT FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.