Description
The FPGA core logic uses single ended signals relative to the core power supply.
For example, differential signals are resolved to single ended signals in the I/O buffer and propagate out as single ended signals.