Article ID: 000078149 Content Type: Troubleshooting Last Reviewed: 07/22/2014

Which tDQSS timing parameter should be used in the UniPHY LPDDR2 IP Memory Timing tab of the parameter editor?

Environment

  • Quartus® II Subscription Edition
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Typically a LPDDR2 manufacturer's data sheet specifies a minimum and maximum value for tDQSS.

    Resolution

    You should select the maximum tDQSS value from a manufacturer\'s LPDDR2 data sheet (tDQSSmax).

    Related Products

    This article applies to 10 products

    Cyclone® V SX SoC FPGA
    Cyclone® V GT FPGA
    Cyclone® V GX FPGA
    Arria® V SX SoC FPGA
    Cyclone® V ST SoC FPGA
    Arria® V ST SoC FPGA
    Arria® V GX FPGA
    Arria® V GT FPGA
    Cyclone® V E FPGA
    Cyclone® V SE SoC FPGA

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.