Description
When implementing MIF-based dynamic reconfiguration on Stratix® V GX devices, and reading data from an M20K based ROM, the read latency is one clock cycle if the ROM output is unregistered, or two clock cycles if the output is registered.
Resolution
This problem is fixed in the Quartus® software version 12.0.