Article ID: 000078009 Content Type: Product Information & Documentation Last Reviewed: 08/20/2014

How do I generate a downstream hot reset from the Altera Hard IP for PCI Express Avalon-ST Root Port?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

The PCI Express® Specification Revision 3.0 describes a Hot Reset and how it is signaled on the link.

In the Altera® Root Port, setting bit[6] Secondary Bus Reset of the Bridge Control Register (0x03E), causes a Hot Reset. Refer to Section 7.5.3.6 of the PCIe Spec Revision 3.0.

This is a Type 1 Configuration Space register, which is accessed by issuing a Type 0 Configuration TLP.

Resolution

 

Related Products

This article applies to 15 products

Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Stratix® V GT FPGA
Cyclone® V GX FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Intel® Arria® 10 GT FPGA
Arria® V GT FPGA
Intel® Arria® 10 GX FPGA
Intel® Arria® 10 SX SoC FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.