Critical Issue
Description
The ALTMULT_ADD megafunction does not support VHDL behavior models with the Stratix V device family.
Resolution
Use a co-simulator and VHDL wrapper code to generate a Verilog HDL simulation model or simulate with a ClearBox-generated design.