Article ID: 000077752 Content Type: Troubleshooting Last Reviewed: 04/17/2015

Which clock edge is used to launch or capture Active Serial (AS) signals in the Serial Flash Loader (SFL) IP ?

Environment

    MicroBlaster™ Passive Serial Software Driver
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

When programming a Serial Configuration (EPCS) device, a Quad-Serial Configuration (EPCQ) device or an EPCQ-L Serial Configuration device using the Serial Flash Loader (SFL) IP, Active Serial (AS) signals from/to the FPGA are launched or captured at the following clock edge: 

  • nCS and ASDO (DATA0) from the FPGA are launched on the falling edge of DCLK.
  • DATA (DATA1) to the FPGA is captured on the rising edge of DCLK.

For the overall timing relationship for AS configuration, refer to the respective device handbook or device datasheet.

Related Products

This article applies to 32 products

Stratix® V GT FPGA
Intel® Arria® 10 GT FPGA
Arria® V GT FPGA
Stratix® III FPGAs
Stratix® IV GX FPGA
Arria® II GX FPGA
Intel® Arria® 10 GX FPGA
Arria® II GZ FPGA
Stratix® IV GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Intel® Arria® 10 SX SoC FPGA
Cyclone® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Cyclone® V SE SoC FPGA
Cyclone® IV E FPGA
Arria® V SX SoC FPGA
Arria® V ST SoC FPGA
Cyclone® FPGAs
Cyclone® III LS FPGA
Stratix® IV E FPGA
Cyclone® V GT FPGA
Cyclone® III FPGAs
Stratix® II GX FPGA
Stratix® V GX FPGA
Cyclone® IV GX FPGA
Cyclone® II FPGA
Cyclone® V GX FPGA
Arria® V GZ FPGA
Stratix® V GS FPGA
Stratix® II FPGAs
Arria® V GX FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.