Article ID: 000077729 Content Type: Troubleshooting Last Reviewed: 04/08/2013

Why does FPLL Reconfiguration fail with “busy” stuck when Icp/LFR is reconfigured using the Quartus II software versions 12.0 and 12.0SP1?

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

FPLL reconfiguration will fail and the status register is stuck with "busy" in polling mode if either Icp/Loop Filter Resistance is reconfigured. FPLL reconfiguration will also fail and the status signal stuck with " waitrequest " in waitrequest mode if either Icp/Loop Filter Resistance is reconfigured in the Quartus® II software versions 12.0 and 12.0SP1. 

 

The status register stuck in "busy" state in polling mode and the status signal stuck in "waitrequest" state in waitrequest mode, because the State Machine in the reconfig IP is repeating itself in a wrong state whenever Icp or BWCTRL is reconfigured.

 

Resolution

This is fixed in version 12.0SP2 of the Quartus II software.

Related Products

This article applies to 14 products

Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® V GX FPGA
Stratix® V GT FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Stratix® V E FPGA
Cyclone® V SE SoC FPGA

1