Article ID: 000077240 Content Type: Troubleshooting Last Reviewed: 02/26/2013

Why can't I use systolic mode when addnsub is used?

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

In the MAC and mult_adder cores, when the addnsub signal is used, the systolic register can't be used properly

Resolution This is due to the hardware limitation of the 28nm DSP block structure. The Systolic is not the typical Systolic structure. Thus when the addnsub is toggle dynamically, the calculation result will be incorrect for the first tap result. Thus don\'t put this support into the megacore.

Related Products

This article applies to 5 products

Arria® V GZ FPGA
Arria® V ST SoC FPGA
Arria® V SX SoC FPGA
Arria® V GT FPGA
Arria® V GX FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.