Article ID: 000077111 Content Type: Troubleshooting Last Reviewed: 04/13/2014

What is the correct number of reconfiguration interfaces required for a XAUI PHY IP when using Stratix V, Arria V, and Cyclone V transceiver devices?

Environment

  • Cyclone® V SX SoC FPGA
  • Cyclone® V GT FPGA
  • Stratix® V GX FPGA
  • Stratix® V GT FPGA
  • Cyclone® V GX FPGA
  • Stratix® V GS FPGA
  • Arria® V GZ FPGA
  • Arria® V ST SoC FPGA
  • Arria® V GX FPGA
  • Arria® V GT FPGA
  • Arria® V SX SoC FPGA
  • Cyclone® V ST SoC FPGA
  • Quartus® II Subscription Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    The correct number of reconfiguration interfaces required for a XAUI PHY IP when using Stratix® V, Arria® V, and Cyclone® V transceiver devices is five.

    The XAUI PHY IP MegaWizard™ implements the PHY in bonded mode and requires four reconfiguration interfaces for each of its channels, plus one interface for a single Tx PLL.

    The Quartus® II software version 13.0 and earlier XAUI PHY IP MegaWizard message pane incorrectly advises the required number of reconfiguration interfaces to be eight, which is correct for an unbonded PHY.

    Resolution

    This problem with the XAUI PHY IP MegaWizard will be corrected in a future version of the Quartus II software.

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.