Article ID: 000076976 Content Type: Product Information & Documentation Last Reviewed: 04/07/2014

How do I disable the transceiver On-Chip-Termination (OCT) of the Stratix IV GT device 10GBase-R PHY IP?

Environment

  • Stratix® IV GT FPGA
  • Quartus® II Subscription Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    You can disable the transceiver On-Chip-Termination (OCT) of the Stratix® IV GT device 10GBase-R PHY IP by following the steps below.

    1. Open the MegaWizard™ generated siv_xcvr_low_latency_phy_nr.sv file.
    2. Search for the "tx_use_external_termination" and "rx_use_external_termination" parameters and change the setting from FALSE to TRUE.
    3. Recompile your Quartus® II software project and verify the transceiver pin termination in the fitter report.

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.