Article ID: 000076961 Content Type: Troubleshooting Last Reviewed: 08/08/2023

Can the Intel® Stratix® 10 HBM2 efficiency monitor test pattern run in an infinite loop?

Environment

    Intel® Quartus® Prime Pro Edition
    External Memory Interfaces Intel® Stratix® 10 FPGA IP
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

The efficiency monitor test pattern is implemented to run only one loop regardless of the traffic generator parameter setting.

 

Resolution

To make the test pattern run continuously, toggle the wmcrst_n_in signal after the traffic_gen_pass signal is asserted high.

Related Products

This article applies to 1 products

Intel® Stratix® 10 MX FPGA

1