Article ID: 000076945 Content Type: Error Messages Last Reviewed: 09/22/2017

Error (12152): Can't elaborate user hierarchy entity "alt_vip_cl_dil_0:alt_vip_cl_dil_0|alt_vip_packet_transfer:motion_writer|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0

Environment

    Intel® Quartus® Prime Pro Edition
    Deinterlacer II (4K HDR passthrough) Intel® FPGA IP
BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description

Due to a problem with the Deinterlacer II IP in Quartus® Prime software version 16.1, you may see the below error during compilation if the Motion Adaptive Deinterlace algorithm and 512-bit Avalon-MM local port width are selected.

Error (12152): Can't elaborate user hierarchy entity "alt_vip_cl_dil_0:alt_vip_cl_dil_0|alt_vip_packet_transfer:motion_writer|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0"

Resolution

To work around this problem, reduce the width of the Avalon-MM master local port.

This problem is fixed starting in Quartus Prime software version 17.0.

 

Related Products

This article applies to 1 products

Intel® Programmable Devices

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.