Article ID: 000076881 Content Type: Troubleshooting Last Reviewed: 09/22/2017

Why does the Intel FPGA VIP Suite Mixer II IP lockup for certain maximum output frame width?

Environment

    Intel® Quartus® Prime Pro Edition
    Mixer II (4K Ready) Intel® FPGA IP
BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description

Due to a problem with the the Mixer II IP in Quartus® Prime software version 16.1, the Mixer II IP may lock up during operation if the IP is configured with "Maximum output frame width" which is an exact power of 2, for example, 4096, 2048, 1024 and etc.

Resolution

This problem has been fixed in Quartus® Prime software version 17.0.

Related Products

This article applies to 1 products

Intel® Programmable Devices

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.