Article ID: 000076871 Content Type: Troubleshooting Last Reviewed: 05/05/2021

Why is there an unconstrained clock reported in the On-Chip Flash Intel® FPGA IP on Intel® MAX® 10?

Environment

Bug ID: 1506986933

Quartus Edition

Intel® Quartus® Prime Standard Edition

Version Found: 18.1

FPGA Intellectual Property

On-Chip Flash Intel® FPGA IP

Version Found: 18.1

BUILT IN - ARTICLE INTRO SECOND COMPONENT

Description

An unconstrained clock is reported as shown below when using the On-Chip Flash Intel® FPGA IP on Intel® MAX® 10 :

altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_se_neg_reg

Resolution

This reported unconstrained path can be ignored as this is not a clock.

All postings and use of the content on this site are subject to Intel.com Terms of Use.