Article ID: 000076831 Content Type: Troubleshooting Last Reviewed: 03/08/2023

Why does the E-Tile 100G Ethernet Dynamic Reconfiguration Design Example generation fail for both the Intel Agilex® 7 FPGA and the Intel® Stratix®10 FPGA devices?

Environment

  • Intel® Quartus® Prime Pro Edition
  • Low Latency 100G Ethernet Intel® FPGA IP for Arria® 10 and Stratix® V
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT

    Critical Issue

    Description

    Due to a problem with the Intel® Quartus® Prime Pro Edition Software version 20.1, the E-Tile Hard IP for Ethernet 100G Dynamic Reconfiguration Design Example generation will fail for both the Intel Agilex® 7 FPGA and the Intel® Stratix®10 FPGA devices.

     

     

    Resolution

    No workaround for this problem exists in version 20.1 of the Intel® Quartus® Prime Pro Edition Software.

    This problem was fixed in the version 20.2 release of the Intel® Quartus® Prime Pro Edition Software.

    Related Products

    This article applies to 4 products

    Intel® Stratix® 10 DX FPGA
    Intel® Agilex™ 7 FPGAs and SoC FPGAs F-Series
    Intel® Stratix® 10 MX FPGA
    Intel® Stratix® 10 TX FPGA

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.