Article ID: 000076806 Content Type: Error Messages Last Reviewed: 03/25/2013

Critical Warning: Register-to-register paths between different clock domains is not recommended if one of the clocks is from GXB receiver channel.

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

The critical warning is produced in the Quartus® II software to warn against possible metastability when data crosses clock domains and one of the clocks is sourced from a transceiver configured as a receiver.

To remove the warning and safely cross clock domains you can use the following methods.

  • Data synchronous to the receiver that can change on every cycle should cross clock domains using a dual clocked FIFO.
  • Status signals can cross clock domains with synchronization register chains. When synchonized correctly, you can add a TimeQuest® constraint that cuts the path between the registers clocked by different sources.
You can read more about metastability in the Managing Metastability with the Quartus II Software chapter of the Quartus II Software Handbook.

Related Products

This article applies to 17 products

Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Stratix® V GT FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Stratix® IV GX FPGA
Arria® II GZ FPGA
Arria® II GX FPGA
Stratix® IV GT FPGA
Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® IV GX FPGA
Cyclone® V GX FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.