Article ID: 000076729 Content Type: Troubleshooting Last Reviewed: 12/19/2019

Why does the BAR offset of the MSI-X Table and PBA for Intel® Stratix® 10 PCI Express* Hard IP fail to take effect?

Environment

    Intel® Quartus® Prime Pro Edition
    Avalon-MM Intel® Stratix® 10 Hard IP for PCI Express
    Avalon-ST Intel® Stratix® 10 Hard IP for PCI Express
BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description

Due to the issue of Intel® Quartus® Prime Pro software, the MSI-X Table BAR offset and PBA specified in the GUI for Intel® Stratix® 10  PCI Express* Hard IP, fail to take effect. This can be seen by using the “lspci” command on Linux OS.

Hence the MSI-X functionality will fail to operate correctly due to the address of MSI-X Table overlapping the PBA.

This issue impacts the following IP cores:

Intel® Stratix® 10 Avalon®-MM interface for PCI Express*

Intel® Stratix® 10 Avalon®-ST interface for PCI Express*

Avalon®-MM Intel® Stratix® 10 Hard IP for PCI Express*.

Resolution

This problem is fixed beginning with the Intel® Quartus® Prime Pro Edition software version 19.3.

Related Products

This article applies to 1 products

Intel® Stratix® 10 FPGAs and SoC FPGAs

1