Article ID: 000076563 Content Type: Troubleshooting Last Reviewed: 04/12/2023

Why do I see dropped Read or Write requests when simulating the Hard IP for PCI Express Avalon®-MM DMA core?

Environment

    Quartus® II Subscription Edition
    Simulation
    DMA
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem with the testbench generated by the IP Catalog or Platform Designer, you will see dropped transactions if your test issues closely spaced (back to back) memory reads or writes from the Endpoint (to the Rootport).  This applies to the Avalon® memory mapped with DMA variants.

Resolution

To work around this problem, increase the time between your upstream requests.

Intel recommends using a third-party commercial Root Port Bus Functional Model (BFM) for production verification of the PCIe Hard IP.

This problem is not scheduled to be fixed in a future  Intel® Quartus® Prime Software release.

Related Products

This article applies to 16 products

Cyclone® V GT FPGA
Stratix® V GX FPGA
Stratix® V GT FPGA
Cyclone® V GX FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Intel® Arria® 10 GT FPGA
Arria® V GT FPGA
Intel® Arria® 10 GX FPGA
Intel® Arria® 10 SX SoC FPGA
Cyclone® V SE SoC FPGA
Cyclone® V SX SoC FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.