Article ID: 000076515 Content Type: Troubleshooting Last Reviewed: 08/15/2023

Can the MMR interface be used in conjunction with the Efficiency Monitor in the External Memory Interface Intel® FPGA IP?

Environment

    Intel® Quartus® Prime Standard Edition
    Intel® Quartus® Prime Pro Edition
    Intel® Quartus® Prime Lite Edition
    External Memory Interfaces Intel® Arria® 10 FPGA IP
    External Memory Interfaces Intel® Stratix® 10 FPGA IP
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a restriction in the Intel® Quartus® Prime Edition Software, it is not possible to enable the Memory Mapped Configuration and Status Register (MMR) interface in conjunction with the Efficiency Monitor when implementing DDR3 or DDR4 interfaces using the External Memory Interface Intel FPGA IP for Intel® Arria® 10, Intel® Cyclone® 10 GX or Intel® Stratix® 10 devices.

Enabling both options will result in an error like that shown below :

Error: Interface must have an associated clock

Resolution

There is no planned fix for this restriction.

Related Products

This article applies to 3 products

Intel® Cyclone® 10 GX FPGA
Intel® Arria® 10 FPGAs and SoC FPGAs
Intel® Stratix® 10 FPGAs and SoC FPGAs

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.