Article ID: 000076419 Content Type: Troubleshooting Last Reviewed: 02/05/2020

When using Windows* why does the Intel® Stratix® 10 Avalon® Memory Mapped Hard IP for PCIe* Design Example fail to generate?

Environment

    Intel® Quartus® Prime Pro Edition
    Avalon-MM Intel® Stratix® 10 Hard IP for PCI Express

All

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem in the Intel® Quartus® Prime Pro Edition software version 19.2 and earlier for Windows*, the Intel® Stratix® 10 Avalon® Memory Mapped Hard IP for PCIe* Design Example fails to generate correctly.

Resolution

There is no workaround for this problem.

The design example can be generated correctly with the Linux* version of the Intel® Quartus® Prime Pro Edition software version 19.2.

This problem has been fixed for Windows* starting with the Intel® Quartus® Prime Pro Edition software version 19.3 and later.

Related Products

This article applies to 4 products

Intel® Stratix® 10 GX FPGA
Intel® Stratix® 10 TX FPGA
Intel® Stratix® 10 SX SoC FPGA
Intel® Stratix® 10 MX FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.