Article ID: 000076392 Content Type: Troubleshooting Last Reviewed: 04/07/2021

Can the Intel® Agilex® EMIF Debug Toolkit support interfaces in two different I/O rows?

Environment

  • Intel® Quartus® Prime Pro Edition
  • External Memory Interfaces Debug Component Intel® FPGA IP
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Intel® Quartus® Prime Pro Edition Software version 20.1, the Intel Agilex® EMIF Debug Toolkit cannot support interfaces in two different I/O rows since it cannot distinguish between interfaces with the same ID which are in different rows. In an Intel Agilex EMIF design, the ID cannot be set manually.

    Note: The Intel Agilex EMIF Debug Toolkit can support multiple interfaces in one I/O row.

    Resolution

    To work around this problem in the Intel® Quartus® Prime Pro Edition Software version 20.1, enable the Intel Agilex® EMIF Debug Toolkit on interfaces implemented in one I/O row at a time.

    This problem is fixed starting with the Intel® Quartus® Prime Pro Edition software version 20.2.

    Related Products

    This article applies to 1 products

    Intel® Agilex™ 7 FPGAs and SoC FPGAs

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.