Article ID: 000076370 Content Type: Troubleshooting Last Reviewed: 11/14/2014

JESD204B IP Core TX Soft PCS Outputs All Zero Parallel Data During Reset State

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description

When you select Enable Soft PCS for the PCS option parameter, the TX soft PCS outputs all zero during the reset state. Therefore, the deterministic latency for Subclass 1 mode is inconsistent.

This issue does not impact the functionality of the CDR at the receiver side because the data going into the CDR is not DC-balanced.

This issue affects the JESD204B IP core in Quartus II software version 14.0.

Resolution

None.

This issue will be fixed in a future version of the JESD204B IP core.

Related Products

This article applies to 1 products

Intel® Programmable Devices

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.