Article ID: 000076350 Content Type: Troubleshooting Last Reviewed: 09/28/2020

Why does the reset_status signal not respond when the npor signal is deasserted in the Avalon®-ST Intel® Stratix® 10 Hard IP for PCI* Express?

Environment

    Intel® Quartus® Prime Pro Edition
    Avalon-ST Intel® Stratix® 10 Hard IP for PCI Express
BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description

Due to a problem with the Avalon® -ST Intel® Stratix® 10 Hard IP for PCI Express IP in the Intel® Quartus® Prime Pro Edition software version 19.2 and earlier, you may encounter the above problem.

Resolution

This problem is fixed beginning with the Intel® Quartus® Prime Pro Edition software version 19.3.

Related Products

This article applies to 4 products

Intel® Stratix® 10 GX FPGA
Intel® Stratix® 10 MX FPGA
Intel® Stratix® 10 TX FPGA
Intel® Stratix® 10 SX SoC FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.