Description
It may or may not be possible to share one clock pin with two or more altpll instances, it depends on the device family you are using.
Refer to the Supported PLL Drivers section in Table 1 of PLL Clock Management Features in Altera FPGAs.
