This problem affects DDR3 products.
Dynamic ODT tables are incorrect for single-slot, quad-rank, DDR3 external memory interfaces targeting Stratix V devices.
There is no workaround for this issue. If you encounter signal integrity problems with your design, contact Altera Technical Support.
This issue will be fixed in a future release.