Article ID: 000076050 Content Type: Troubleshooting Last Reviewed: 08/20/2013

What is the active word mapping of the Arria V GX Custom PHY when channel reconfiguration is selected?

Environment

  • Arria® V GT FPGA
  • Arria® V GX FPGA
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

The active word mapping of the Arria® V GX Custom PHY when channel reconfiguration is selected is dependent upon the Byte SERDES and PCS-FPGA width settings of the Custom PHY.

tx_parallel_data or
rx_parallel_data word

Single Width
No Byte SERDES
Single Width
Byte SERDES
Double Width
No Byte SERDES
Double Width
Byte SERDES
3   Word Used
2 Word Used Word Used
1  Word UsedWord Used
0Word UsedWord UsedWord UsedWord Used
Resolution This information will be added to a future version of the PHY IP Userguide.

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.