Article ID: 000076029 Content Type: Error Messages Last Reviewed: 03/20/2014

Error (11802): Can't fit design in device.

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

You may encounter the following fitter error when compiling a 16-bit DDR3 hard memory controller design in a Cyclone® V A5 device with the Quartus II software version 13.1:

Error (11802): Can't fit design in device

Info (169186): Following groups of pins have the same dynamic on-chip termination control

Info (169185): Following pins have the same dynamic on-chip termination control: <hierarchy>|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq uses the SSTL-15 Class I I/O standard

Resolution

Please contact Altera mySupport if you need a patch for the Quartus II software version 13.1.

This problem will be fixed in a future version of the Quartus® II software.

Related Products

This article applies to 6 products

Cyclone® V GX FPGA
Cyclone® V SE SoC FPGA
Cyclone® V ST SoC FPGA
Cyclone® V E FPGA
Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.