Article ID: 000076020 Content Type: Troubleshooting Last Reviewed: 09/12/2012

What is the reset value for csr_waitrequest signal of 10-Gbps Ethernet MAC MegaCore Function?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description The behavior of csr_waitrequest signal follows Avalon Interface Specifications (PDF). When an Avalon®-MM master is idle, the master must make no assumption about the assertion state of csr_waitrequest. The csr_waitrequest may be high or low.

Related Products

This article applies to 1 products

Intel® Programmable Devices

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.