Critical Issue
Description
The Qsys Generate HDL Synthesis menu allows you to choose Create timing and resource estimates for third-party EDA synthesis tools. However, this option is not available for the Hard IP for PCI Express IP cores.
Resolution
Do not select the Create timing and resource estimates for third-party EDA synthesis tools option when generating synthesis files for any variant of the Hard IP for PCI Express.