Article ID: 000075974 Content Type: Troubleshooting Last Reviewed: 08/12/2012

Why does TimeQuest not analyze the tx_enable and tx_inclock or rx_enable and rx_inclock timing paths when using the ALTLVDS megafunction in external PLL mode?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

TimeQuest does not analyze the tx_enable and tx_inclock or  the rx_enable and rx_inclock timing paths when using the ALTLVDS megafunction in external PLL mode. These paths use dedicated routing, so as long as the phase shifts are set correctly on the PLL output clocks used by the ALTLVDS megafunction, Altera will guarantee the timing between these paths.  

Related articles

Related Products

This article applies to 31 products

Stratix® IV E FPGA
Arria® II GX FPGA
HardCopy™ IV GX ASIC Devices
Arria® V GX FPGA
Stratix® V GT FPGA
Arria® V GT FPGA
Stratix® III FPGAs
Stratix® IV GX FPGA
Cyclone® V SE SoC FPGA
Cyclone® IV E FPGA
Arria® V SX SoC FPGA
Arria® V ST SoC FPGA
HardCopy™ IV E ASIC Devices
Cyclone® III LS FPGA
Cyclone® V GT FPGA
Cyclone® III FPGAs
Stratix® V GX FPGA
Cyclone® IV GX FPGA
Cyclone® II FPGA
Cyclone® V GX FPGA
Stratix® V GS FPGA
Stratix® II GX FPGA
Stratix® II FPGAs
Stratix® IV GT FPGA
Cyclone® V E FPGA
Arria® II GZ FPGA
Stratix® V E FPGA
Arria® GX FPGA
HardCopy™ III ASIC Devices
Cyclone® V SX SoC FPGA
Cyclone® V ST SoC FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.