Article ID: 000075890 Content Type: Troubleshooting Last Reviewed: 11/27/2013

50G Interlaken IP Core itx_chan Signal Must Be Held Steady for the Duration of the Packet

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description

User logic must hold the 50G Interlaken IP core itx_chan signal steady for the duration of the packet on the TX user data transfer interface, from the time user logic asserts the itx_sop signal through the cycle in which it asserts the itx_eop signal.

Resolution

This issue has no workaround. User logic must ensure that the itx_chan signal behaves as described.

This issue is fixed in version 13.1 of the 50G Interlaken MegaCore function.

Related Products

This article applies to 1 products

Intel® Programmable Devices

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.