Article ID: 000075789 Content Type: Troubleshooting Last Reviewed: 12/02/2015

Why is the output latency of the Status Flags for the DCFIFO IP higher than the latency specified in the SCFIFO and DCFIFO IP Cores User Guide?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description Due to the cross-clocking nature of the DCFIFO IP, the latency of the Status Flags could be 1 greater than that specified in the SCFIFO and DCFIFO IP Cores User Guide (PDF).

Related Products

This article applies to 31 products

Arria® V GT FPGA
Arria® V GZ FPGA
Arria® V GX FPGA
Stratix® V GT FPGA
Arria® V SX SoC FPGA
Arria® V ST SoC FPGA
MAX® II CPLDs
Intel® MAX® 10 FPGAs
Cyclone® IV E FPGA
Cyclone® III LS FPGA
Intel® Arria® 10 GT FPGA
Stratix® IV E FPGA
Cyclone® V GT FPGA
Cyclone® III FPGAs
Stratix® V GX FPGA
Cyclone® IV GX FPGA
Cyclone® V GX FPGA
Stratix® V GS FPGA
Stratix® III FPGAs
Stratix® IV GX FPGA
Arria® II GX FPGA
Intel® Arria® 10 GX FPGA
Arria® II GZ FPGA
Stratix® IV GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Intel® Arria® 10 SX SoC FPGA
MAX® V CPLDs
Cyclone® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Cyclone® V SE SoC FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.