Article ID: 000075624 Content Type: Error Messages Last Reviewed: 09/04/2018

Error: low_latency_40g_eth_top.alt_e40_0: 40GBASE No FLOW CONTROL, PRIORITY QUEUE should set as 1

Environment

  • Intel® Quartus® Prime Pro Edition
  • Low Latency 40G 100G Ethernet
  • Low Latency 40G Ethernet Intel® FPGA IP for Arria® 10 and Stratix® V
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    You may see this error in the Intel® Quartus® Prime Pro software version 18.1 when upgrading the Low Latency 40G IP from Intel® Quartus® Prime Pro software version 18.0 using a priority queue of 8 with flow control.

    Resolution

    To work around this problem you need to change the priority queue to 1 without flow control in the Low Latency 40G IP since a priority queue of 8 with flow control is not supported.

    Related Products

    This article applies to 1 products

    Intel® Stratix® 10 FPGAs and SoC FPGAs

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.